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Abstract— We report the first demonstration of fully-vertical 
power MOSFETs on 6.6-µm-thick GaN grown on a 6-inch Si 
substrate by metal-organic chemical vapor deposition (MOCVD). 
A robust fabrication method was developed based on a selective 
and local removal of the Si substrate as well as the resistive GaN 
buffer layers, followed by a conformal deposition of a 35-µm-thick 
copper layer on the backside by electroplating, which provides 
excellent mechanical stability and electrical contact to the drain 
terminal. The fabrication process of the gate trench was 
optimized, improving considerably the effective mobility at the 
p-GaN channel and the output current of the devices. High 
performance fully-vertical GaN-on-Si MOSFETs are presented, 
with low specific on-resistance (Ron,sp) of 5 mΩcm2 and high 
off-state breakdown voltage (BV) of 520 V. Our results reveal a 
major step towards the realization of high performance GaN 
vertical power devices on cost-effective Si substrates. 
 
Index Terms – GaN, vertical, power devices, GaN-on-Si, high 
breakdown, fully-vertical, MOSFETs, low Ron,sp. 
I. INTRODUCTION 
aN-based devices are excellent candidates for power 
electronics due to their superior material properties, such 
as large critical electric field, high electron mobility and 
saturation velocity, and capability of high temperature 
operation. High performance lateral GaN power devices with 
large breakdown voltage and low on-resistance have been 
demonstrated [1]–[4]. The main drawback of lateral devices is 
that the breakdown voltage (BV) scales proportionally with the 
gate-to-drain spacing and thus requiring large device area for 
high voltage operation. Nevertheless, beyond a specific 
gate-to-drain separation, the BV is dictated by the thickness and 
quality of the buffer layers which increases the overall 
complexity and cost of epitaxial growth for high voltage 
devices. Lateral devices are also severely affected by trap states 
and high electric fields present at the surface, which lead to 
current collapse and other reliability problems [5], [6].  
These issues do not plague GaN vertical devices as the 
electric field peaks far away from the surface, and the 
breakdown voltage depends on the thickness of the drift layer, 
independently of the device area [7]. Vertical p-i-n diodes and 
transistors on bulk GaN substrates have already been reported 
with nearly ideal ON- and OFF-state performances, which was 
possible due to the low defect density and the ability to 
homo-epitaxially grow thick layers on these substrates [8]–
[19]. Yet, bulk GaN substrates are still prohibitively expensive 
and only available in small diameters. The recent progress on 
the hetero-epitaxial growth of thick GaN layers on large area Si 
substrates [20]–[22] offers a cost-effective platform to develop 
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vertical GaN-on-Si power devices, taking advantage of the low 
cost, large scale, and mature fabrication technology of Si 
substrates.  
Recently, high-voltage GaN-on-Si quasi-vertical transistors 
[23], [24] and high-performance quasi- and fully-vertical p-i-n 
diodes [20], [21] have been demonstrated, but their 
performance (quasi-vertical) is severely limited by current 
crowding in the bottom n-GaN layer [25], which significantly 
increases the Ron,sp, especially in large area devices. While the 
Ron,sp can be improved by increasing the doping and thickness 
of the bottom n-GaN layer, this restricts the remainder 
thickness of the drift layer which can be grown without wafer 
cracking, thus limiting the effective BV. In addition, 
quasi-vertical designs require a larger device area since all pads 
occupy the top surface of the wafer. 
These challenges can be addressed by a fully-vertical design, 
since it is not affected by current crowding due to the vertical 
nature of the current flow, offering therefore a much larger 
current capability and significantly smaller Ron,sp. In addition, a 
fully-vertical design would provide a larger number of devices 
per unit area of the wafer compared to quasi-vertical designs, 
since the drain contact is made at the bottom of the wafer.  
In this work, we demonstrate the first fully-vertical 
GaN-on-Si power MOSFET based on a robust fabrication 
process to selectively remove the Si substrate and resistive 
buffer layers under the devices, followed by a conformal 
deposition of a 35-µm-thick copper layer on the backside by 
electroplating, which provided excellent mechanical stability 
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Fig. 1. Fabrication process of fully-vertical GaN-on-Si MOSFETs. (a) 
Schematic of the device structure after definition of source and gate pads. (b) 
The drain contact is defined at the backside via a support wafer attached to the 
device using QuickStick 135. (c) Schematic of the completed device after 
removing the support wafer. (d) Cross-sectional SEM image of the fabricated 
fully-vertical GaN-on-Si MOSFET. 
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and electrical contact to the bottom n-GaN layer. The devices 
were fabricated on a 6.6 µm-thick n-p-i-n GaN epitaxial 
structure grown on 6-inch Si substrate. The fabrication process 
of the gate trenches, including alignment, etching mask and 
surface treatment was optimized to increase the channel field 
effect mobility and device output current. Fully-vertical 
GaN-on-Si power MOSFETs are demonstrated presenting large 
forward current density up to 1.6 kA/cm2 and small Ron,sp, down 
to 5 mΩcm2, along with high BV of 520 V. These results open a 
promising pathway for the development of GaN-on-Silicon 
vertical devices for future power applications. 
II. DEVICE STRUCTURE AND FABRICATION 
The n-p-i-n epitaxial structure consisted, from bottom to top, 
of 1.07 μm-thick buffer, 1 μm-thick n-GaN ([Si] ~ 1 × 
1019cm-3), 4 μm-thick i-GaN ([Si] ~ 2 × 1016 cm-3), 350 
nm-thick p-GaN ([Mg] ~ 2 × 1019 cm-3), a 180 nm-thick n-GaN 
layer ([Si] ~ 5 × 1018 cm-3), and 20 nm-thick n+-GaN ([Si] ~ 1 × 
1019 cm-3). All the GaN layers were grown by MOCVD on a 
6-inch Si (111) substrate. The full width at half maximum 
(FWHM) of the X-ray omega rocking curves for (002) and 
(102) orientations were 237 and 330 arcsec. 
 The fabrication process started with a 1.27 µm deep 
dry-etching of the gate trench using two different types of hard 
masks - metal (Ni) and oxide (SiO2) – fabricated on separate 
chips for comparison. A subsequent treatment by 25% Tetra 
Methyl Ammonium Hydroxide (TMAH) was performed at 
85°C for 1 hour to smoothen the etched surface and remove 
dry-etching damages at the gate trench sidewalls [26], [27]. A 
rapid thermal anneal (RTA) was then carried out at 750°C for 
20 min in N2 ambient to activate the buried p-GaN layer 
through the sidewalls. The devices were isolated by 1.35 
µm-deep Cl2-based mesa etch, followed by 100 nm-thick SiO2 
gate oxide deposited by atomic layer deposition (ALD) at 
300°C using Bis(tertiary-butylamino)silane and ozone as 
precursors. The thick oxide layer protects the gate terminal 
against the high electric field regions at the bottom of the gate 
trench during reverse bias operation. After opening the source 
contact by dry etching of SiO2, Cr/Au (50/250 nm) were 
deposited as gate and source contacts. For the remainder of the 
fully-vertical device fabrication, the Si substrate was first 
thinned by grinding from 1000 µm to 500 µm (Fig. 1(a)). The 
chip was then attached to a Si support wafer by a temporary 
mounting wax (QuickStick 135) for the backside processing. 
After patterning the regions of the backside under each device, 
the Si substrate was completely dry-etched by bosch 
deep-reactive-ion-etch process, followed by a Cl2-based 
dry-etching of the resistive GaN buffer. Cr/Au (50/250nm) 
metal stack was deposited as ohmic contact for the drain by 
e-beam evaporation, followed by a 35-µm-thick electroplated 
Cu layer, which offered excellent mechanical stability to the 
thin GaN membrane (Fig. 1(b)). The chips were then released 
from the Si support wafer by immersion in hot acetone to 
dissolve the QuickStick 135 mounting wax (Fig. 1(c)). Fig. 1(d) 
shows the cross-sectional SEM image of the fabricated device. 
III. RESULTS AND DISCUSSION 
To optimize the device performance, we investigated the 
effect of orientation and etch mask used to define the gate 
trench, on the electrical characteristics of the devices. Gate 
trenches were aligned along the m- and a-planes of GaN 
followed by a TMAH surface treatment. The width and length 
of the gate trench were 32 µm and 6 µm respectively. The 
Cl2-based dry-etching process was performed using metal and 
oxide hard masks. As shown in Fig. 2(a), vertical MOSFETs 
with gate trench aligned along the m-plane presented 3x-higher 
drain current and 3x-lower Ron,sp as compared to those aligned 
along the a-plane. Such a significant enhancement is due to the 
much smoother m-plane sidewall after TMAH treatment 
compared to the a-plane, as evident from Fig. 2(b) and (c), 
which resulted in a much improved electron mobility in the 
MOSFET channel (similar observation was reported in [28]). 
An additional 1.6x-fold improvement in output current was 
achieved by utilizing a metal (Ni) hard mask to etch the gate 
trenches, instead of SiO2 hard mask.  
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Fig. 4. (a) IDS-VDS characteristics of metal mask vertical MOSFET for VGS 
varying from 15 V to 0 V in steps of 1 V. (b) Transfer and transconductance 
(gm) characteristics. Inset figure shows the transfer curve in semi-log scale. 
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Fig. 3. (a) Field effect mobility extracted from devices with metal mask and 
oxide mask etched gate trench (b) Cross-sectional SEM of oxide mask etched 
gate trench presenting slanted side walls (67°) and (c) metal mask etched gate 
trench showing near-vertical (84°) sidewalls at the channel (p-GaN) region.  
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Fig. 2. (a) Comparison of the IDS-VDS of the fabricated vertical MOSFETs with 
gate trench aligned along m- and a-plane, using metal and oxide hard masks. 
SEM images of the trench sidewall aligned along the (b) a-plane and (c) 
m-plane, after TMAH wet treatment. Notice the much smoother m-plane 
sidewalls compared to the a-plane. 
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Fig. 3(a) shows the extracted field-effect mobility from the 
transconductance of vertical MOSFETs fabricated with metal 
and oxide hard masks, at VDS of 0.1, 1, 2, 5 and 10 V using the 
relation gm = (Z/L)×µ×Co×VDS with an average gm obtained 
from double-sweep measurement [29]. A much higher field 
average effective mobility was observed for the device 
processed with metal hard mask of 41 cm2/Vs as compared to 
21 cm2/Vs for the oxide mask. To the best of our knowledge, 
this is the highest mobility reported on GaN trench gate 
MOSFETs grown on foreign substrates.  
This is possibly due to fact that the angled trench sidewall 
(67°) created by the oxide mask is oriented mostly at a 
semi-polar GaN plane [30], [31] very close to the 101̅1 plane 
[32], which is not charge neutral, leading to more scattering and 
reduced electron mobility in the inversion channel. On the other 
hand, the metal mask offers a near-vertical (84°) and smooth 
sidewall for the p-GaN channel [27]. However, further studies 
are needed to accurately understand this improvement in 
mobility. Fig. 4 (a) shows the output characteristics of the 
fabricated vertical MOSFETs with metal mask, revealing a 
very high current density of 1.6 kA/cm2 and a Ron,sp of 5 mΩcm2. 
These values were normalized by the device active area, 
defined by the gate trench area of 10 µm × 36 µm [23], [33], 
after accounting for a lateral current spreading of 2 µm from all 
the sides of the gate trench (which was confirmed by TCAD 
simulations). These devices exhibited 2.8x-better current 
density and 3x-lower Ron,sp as compared to quasi-vertical 
MOSFETs on a similar GaN epitaxial structure on Si substrate 
described in [23]. This improvement in electrical performance 
is mainly due to the fully-vertical design of the device [34] and 
the improved mobility in the p-GaN inversion channel. The 
p-GaN inversion channel is the major limiting factor to the 
Ron,sp, as the resistance of the i-GaN layer was 0.33 mΩcm2 and 
of the bottom n-GaN layer was 6.2 × 10-4 mΩcm2. The lateral 
spreading resistance from the source contact to the p-GaN 
inversion channel was 2.62 × 10-7 mΩcm2 and the source and 
drain contact resistances were 5 × 10-5 mΩcm2. These values 
are much smaller than the measured 5 mΩcm2, indicating that 
the Ron,sp is mainly determined by the resistance of the p-GaN 
inversion layer. 
Fig. 4(b) shows the the IDS - VGS and the gm - VGS 
characteristics of the metal mask device. The device presented 
a Vth of 7.9 V (from extrapolation in linear scale) along with a 
125%-higher gm, up to 300 S/cm2 as compared to the 
quasi-vertical device [23]. The Vth, defined at IDS of 20 A/cm2, 
was 6.4 V. Such a relatively small Vth value is mainly due to 
donor-type N-vacancies present in the trench sidewall as a 
result of defects from the dry-etching process [13], [17], [18]. 
The negative hysteresis of ~ 2 V (at a current density of 0.2 
kA/cm2) observed in the IDS-VGS curves is likely due to bulk 
oxide traps [35], which can be addressed with a better quality 
gate oxide deposition and post-deposition annealing. 
The GaN-on-Si vertical MOSFETs exhibited an excellent 
off-state behavior, with BV of 520 V, which was achieved 
without deploying any particular field plate or edge termination 
techniques (Fig. 5(a)), along with a small drain to source 
leakage current (IDS) lower than 10-1 A/cm2 (normalized by the 
mesa area of 110 µm × 197 µm as in [11], [12], [23]). The 
nearly-linear dependence in log-scale of the drain-to-source 
leakage current (IDS) with applied electric field at high bias is an 
indication of variable range hopping mechanism [26]. The gate 
leakage current remained below 10-4 A/cm2 until the breakdown 
happened at the gate edge. Fig. 5(b) presents the benchmarking 
of our fully-vertical GaN-on-Si MOSFETs against other GaN 
vertical transistors demonstrated on bulk GaN and Si substrates 
[12-21], [24], [25], [36], [37]. Compared to other GaN-on-Si 
transistors, our device presented a much lower Ron,sp of 5 
mΩcm2 and BV similar to previous reports on GaN-on-Si 
MOSFETs [23], [24] with a similar epitaxial structure and 
without field plates. The gate-edge breakdown can be improved 
with a smoother and rounded corner at the sidewall base [27], 
and by improving the quality of the gate oxide [37]. Further 
enhancement in breakdown voltage is envisaged by employing 
properly designed field plates at the source and gate contacts 
together with thick passivation layers, as demonstrated in bulk 
GaN MOSFETs [12], [15], [17].  
IV. CONCLUSIONS 
Fully-vertical GaN-on-Si MOSFETs were demonstrated for 
the first time using a robust fabrication method to locally 
remove the Si substrate, relying on a conformally electroplated 
thick Cu layer, which provides excellent electrical contact and 
mechanical stability. The device exhibited low Ron,sp of 5 
mΩcm2, high current density greater than 1.6 kA/cm2, excellent 
transconductance of 300 S/cm2, and high BV of 520 V despite 
the absence of field plates. These results offer an important step 
towards the future adoption of vertical GaN-on-Si for 
cost-effective high-voltage and high-current applications. 
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